Current position at VTT
Research coordinator (ICT)
Research background and current research topics
My career as a researcher started with software/hardware co-design, product family design and system-on-chip architectures. Later it moved towards multi-core architectures and network on chip architectures. The problem domain was mobile communication products and their product platforms. This lead to distributed product architectures, to heterogeneous computing platforms, and to ubiquitous computing. Current research deals with smart environments, device interoperability, system architectures, and platform-based design methodologies.
Current major research projects at VTT
Current major research projects are:
Device and Interoperability ecosystems (DIEM) that is a ICT SHOK TIVIT
programme project. I am the academic research coordinator of the whole DIEM
Smart Objects for Intelligent Applications (SOFIA) that is ARTEMIS-JU project
Open Ubiquitous Technologies (OPUTE) that is a co-operation project with
University of Tokyo
All projects aim to develop and promote open smart-m3 information interoperability solutions and open NoTA service oriented architecture solution.
Master of Science in Electrical Engineering (Electronics) Degree from the University of Oulu 1987.
Licentiate of Technology in Electrical Engineering (Computer Technology) Degree from the University of Oulu 1997.
Doctor of Science (Technology) Degree from University of Oulu 2004.
Research assistant in University of Oulu in 1987.
Research scientist at VTT Electronics since 1988, senior research scientist at 1996, and chief research scientist and research professor (computing and computer platforms) since 2007.
Member of the steering group of the strategic research in Microtechnologies and Electronics in VTT in 2006.
Research coordinator in VTT’s strategic steering group of information and communication technologies since 2007.
Soininen, J-P. Architecture design methods for application-domain specific integrated computer systems. Espoo: VTT 2004. VTT Publications 523. 118 p. + app. 51 p. (Doctoral thesis)
Soininen, J-P, Heusala, H. A Design Methodology for NOC-based Systems. In: Jantsch, A., Tenhunen, H. (Eds.), Networks on Chip, Boston, MA, USA: Kluwer Academic Publishers, 2003, pp. 19-38, ISBN 1-4020-7392-5
Soininen, J-P., Kreku, J., Qu, Y., and Forsell, M., Fast Processor Core Selection for WLAN Modem using Mappability Estimation, Proceedings of the 10th International Symposium on Hardware/Software Codesign, CODES 2002, Estes Park, Colorado, USA, 6-8 May 2002, ACM Press (2002), pp. 61-66
Soininen, J-P., Huttunen, T., Saarikettu, J., Melakari, K., Ong, A., Tiensyrjä, K. InCo – An interactive codesign framework for real-time embedded systems. Espoo: VTT, 1998. VTT Publications 344. Pp. 206.
Juha-Pekka Soininen's publications in VTT Publications Register
+358 20 722 2280